ABSTRACTS OF ARTICLES OF THE JOURNAL "INFORMATION TECHNOLOGIES".
No. 4. Vol. 31. 2025

DOI: 10.17587/it.31.171-183

A. L. Stempkovskiy¹, Academician of the RAS, PhD, professor, General Director, V. S. Dojdev², Director of the Digital Technologies Department, A. V. Zablotskiy³, Deputy Head of the Information Research Directorate — Head of the Center for Advanced Electronics, A. V. Murashev², Project Manager of the Center for Advanced Electronics, Information Research Directorate, R. A. Solovyev¹, Corresponding Member of the RAS, PhD, Deputy General Director for Innovation, D. V. Telpuhov¹, Deputy General Director for Research, PhD, L. E. Perverzev¹, Technical Director,
T. D. Zhukova¹, PhD, Chief Specialist, I. A. Mkrtychan¹, Head of Department, E. D. Demidov¹, Engineer,

¹"Alphachip" LLC, Ìîscow, Russian Federation,
²Ministry of Industry and Trade of the Russian Federation, Ìîscow, Russian Federation,
²Advanced Research Foundation, Ìîscow, Russian Federation

Creation of a Russian Import-Independent System for Automated Design of Digital Integrated Circuits Based on the OpenLane

Received on 27.01.25
Accepted on 03.02.25

This article describes a brief history of the development of the CAD system for integrated circuit design in Russia. The background of the beginning of the import-independent Russian CAD for digital integrated circuit design "Obsidian" is presented. What tasks were set for the developers and which results have been achieved up to the present. The results of a large set of tests obtained by "Obsidian" to compare this system with commercial CAD tools for digital integrated circuit design are presented. Further directions of the development of CAD of digital integrated circuits have been determined for separate stages of the design route.
Keywords: design flows, integrated circuits, open source software, special types of analysis, digital design

P. 171-183

Full text on eLIBRARY

References

1. Malashevich B. M., Filatov V. I. Kratkaya istoriya razvitiya i vnedreniya ASU i SAPR IET (in Russian), available at: https://www.computermuseum.ru/histussr/Èñòîðèÿ ðàçâèòèÿ è âíåäðåíèÿ ÑÀÏÐ ÈÝÒ â%20 ÌÝÏ2.PDF (date of access: 22.01.25).
2. Ajayi T., Blaauw D. OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain, Proceedings of Government Microcircuit Applications and Critical Technology Conference, 2019.
3. OpenLane: Automated RTL to GDSII Flow, available at: https://github.com/The-OpenROAD-Project/OpenLane (date of access: 22.01.25).
4. Li X., Huang Z., Tao S., Huang Z. et al. iEDA: An Open-source infrastructure of EDA, 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 2024, pp. 77—82.
5. Software QFlow, available at: https://github.com/RTimothyEdwards/qflow (date of access: 22.01.25).
6. Software Alliance/Coriolis VLSI CAD Tools, available at: https://github.com/lip6/coriolis (date of access: 22.01.25).
7. Documentation for Alliance/Coriolis VLSI CAD Tools, available at: https://coriolis.lip6.fr/ (date of access: 22.01.25).
8. Software Silicon Compiler, available at: https://github.com/siliconcompiler/siliconcompiler (date of access: 22.01.25).
9. OpenROAD Flow Scripts. URL: https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts (date of access: 22.01.25).
10. 10. Ajayi T., Chhabria V. A., Fogaca M., Hashemi S. et al. Toward an open-source digital flow: First learnings from the openroad project, Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1—4.
11. Software iEDA, available at: https://github.com/OSCC-Project/iEDA (date of access: 22.01.25).
12. Software OpenLane 2, available at: https://github.com/efabless/openlane2 (date of access: 22.01.25).
13. Documentation for software OpenLane 2, available at: https://openlane2.readthedocs.io/en/latest/getting_started/newcomers/index.html (date of access: 22.01.25).
14. Solovyev R. A., Telpukhov D. V., Demidov E. D., Shafeev I. I. Fast Analysis of Static IR Drop Effect Based on Machine Learning Methods, Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS), 2023, vol. 35, no. 5, pp. 127—144 (in Russian).
15. Sundareswaran S., Nechanicka L., Panda R., Gavrilov S., Solovyev R., Abraham J. A timing methodology considering within-die clock skew variations, 2008 IEEE International SOC Conference. IEEE, 2008, pp. 351—356.
16. Solovyev R. A., Gavrilov S. V., Glebov A. L. Statistical timing analysis aware of reconvergence of conduction paths and transition variations, Problems of Perspective Micro- and Nanoelectronic Systems Development, Moscow, IPPM RAS, 2008, no. 1, pp. 24—29 (in Russian).
17. Wang Z., Wang J., Yang Q., Bai Y., Li X., Chen L., Wu F. Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework, The Thirty-eighth Annual Conference on Neural Information Processing Systems, 2024.
18. Huang G., Hu J., He Y., Liu J., Ma M., Shen Z., Wang Y. Machine learning for electronic design automation: A survey, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2021, vol. 26, no. 5, pp. 1—46.
19. Lin Y., Dhar S., Li W., Ren H., Khailany B., Pan D. Z. Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement, Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1—6.
20. Lin S., Liu J., Wong M. D. InstantGR: Scalable GPU parallelization for global routing, 2024 ACM/IEEE International Conference on Computer Aided Design (ICCAD), 2024.

To the contents