ABSTRACTS OF ARTICLES OF THE JOURNAL "INFORMATION TECHNOLOGIES".
No. 8. Vol. 30. 2024

DOI: 10.17587/it.30.433-439

K. D. Liubavin, Lead Engineer,
Kraftway Corporation PLC JSC, Moscow, 129626, Russian Federation,
D. V. Telpukhov, Dr. Sc., Deputy Director General for Science,
AlphaCHIP LLC, Zelenograd, Moscow, 124498, Russian Federation

Methods for Constructing High-Performance Interconnects in System-on-Chip Designs

This paper addresses the development of high-performance interconnects for System-on-Chip (SoC) designs. We outline the key requirements for interconnect implementation, emphasizing high bandwidth, low latency, and configuration flexibility. The paper proposes effective methods to achieve these requirements, ensuring optimal system performance. An experimental study is presented, investigating the impact of slave device base addresses on the performance of programs executed on embedded RISC- V cores.
Keywords: system on a chip, SoC, programmable architecture, interconnect subsystem, system bus

P. 433-439

References

1. Kustov A. G., Solovyev R. A., Stempkovsky A. L., Telpukhov D. V. Hardware Implementation of a Neural Network for Object Detection in FPGA, Problems of Perspective Micro- and Nanoelectronic Systems Development, 2022, iss. 1, pp. 27—34, doi: 10.31114/2078-7707-2022-1-27-34 (in Russian).
2. Telpukhov D. V. Construction of inverse converters of logarithmetic residue number system for digital signal processing devices, Informacionnye Tehnologii, 2011, no. 4, pp. 60—64, EDN NQYQFF (in Russian).
3. Solov'ev R. A., Telpukhov D. V., Kustov A. G. et. al. Application of modular arithmetic methods in the development of hardware implementations of neural networks, Informacionnye Tehnologii, 2019, vol. 25, no. 12, pp. 747—756, doi: 10.17587/ it.25.747-756, EDN GEVNQI (in Russian).
4. De Micheli G., Benini L. Networks on Chips: Technology and Tools, MorganKaufmann, July, 2006.
5. AMBA AXI and ACE Protocol Specification. Revision 12 (Issue H.c), ARM Limited, 2021, 500 p.
6. Rashid M., Baloch N. K., Shafique M. A., Hussain F., Saleem S., Zikria Y. B., Yu H. Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things, Sensors, 2020, vol. 20, p. 5355, available at: https://doi.org/10.3390/s20185355.
7. Belyaev A. A., Gribov Yu. I., Solokhina T. V. Pipelining and parallelization: two approaches to rise computational performance, Problems of Perspective Micro- and Nanoelectronic Systems Development — 2008. Proceedings, Moscow, IPPM RAS, 2008, pp. 411—414.
8. Avetisyan A. Instruction scheduling and software pipelin­ing for modern architectures, Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS), 2012, vol. 22 (in Russian).
9. Purnomo R., Putra T. D. Comparison Between Simple Round Robin and Improved Round Robin Algorithms, JATISI (Jurnal Teknik Informatika dan Sistem Informasi), 2022, vol. 9, no. 3, pp. 2205—2221, doi: 10.35957/jatisi.v9i3.2547, EDN HXXPKY.
10. Kundu S., Chattopadhyay S. Network-on-Chip: The Next Generation of System-on-Chip Integration (1st ed.), CRC Press, 2015, available at: https://doi.org/10.1201/9781315216072.
11. Noami A., Kumar B. P., Paidimarry C. (2022). Power Optimization For Multi-Core Memory Controller Using Intelligent Clock Gating Technique, Journal of Electrical and Electronics Engineering, 2022, vol. 15, pp. 129—137.
12. Waterman A., Lee Y., Patterson D. A., Asanovic K. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1," Tech. Rep. UCB/EECS-2016-118, EECS Department, University of California, Berkeley, May 2016.
13. Dally W. J., Towles B. P. Principles and Practices of In­terconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2004.

To the contents