ABSTRACTS OF ARTICLES OF THE JOURNAL "INFORMATION TECHNOLOGIES".
No. 11. Vol. 29. 2023

DOI: 10.17587/it.29.583-587

V. M. Khvatov, Researcher, M. A. Zapletina, Researcher,
Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS), Moscow, Zelenograd, Russian Federation

The Method of Dynamic Characterization of Standard Cell Libraries for Field Programmable Gate Arrays

In this paper, the problem of accelerating the development of standard cells libraries for field programmable gate arrays is solved. The target libraries contain the timing characteristics of cells, which are various configurations for the logic element of a field programmable gate array. The method of dynamic characterization of standard cells libraries for solving the problem is proposed. It is based on three stages. The first stage is the decomposition of the logic element. The second stage is the preliminary characterization of the logic element components. The third stage is the cell library generation based on the results obtained after the logical synthesis of the designed circuit. The method allows not to perform calculations for all possible logic element configurations, which significantly reduces the characterization time. The method also considers all structural changes in the element and makes it possible to perform static timing analysis of the designed circuit without a critical loss of accuracy.
Keywords: field programmable gate array, FPGA, logic synthesis, static timing analysis, characterization, standard cell library

P. 583-587

References

1. Bhasker J., Chadha R. Static Timing Analysis for Nanometer Designs: A Practical Approach, Springer Publishing Company, 2009, 1174 p.
2. Francis R. J. A tutorial on logic synthesis for lookup-table based FPGAs, 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992, pp. 40 —47.
3. Gavrilov S. V., Gudkova O. N., Egorov Y. B. Methods of accelerated characterization of VLSI cell libraries with prescribed accuracy control, Russian Microelectronics, 2011, vol. 40, no 7, pp. 476—482 (in Russian).
4. Gavrilov S. V., Ivanova G. A., Manukyan A. A. Methods of designing custom IP-blocks based on the elements with regular topological structure in layers of polysilicon and diffusion, Prob lems of Perspective Micro- and Nanoelectronic Systems Development — 2014. Proceedings, Moscow, IPPM RAS, 2014, part 1, pp. 161—166 (in Russian).
5. Lyalinsky A. A. Web-based Characterization of Digital Libraries, Problems of Perspective Micro- and Nanoelectronic Systems Development, 2020, iss. 2, pp. 29—34 (in Russian).
6. Kalashnikov V. S., Semenov M. Y. Standard cell libraries content optimization, Problems of Perspective Micro- and Nano-electronic Systems Development — 2016, Proceedings, Moscow, IPPM RAS, 2016, part 2, pp. 217—224 (in Russian).
7. Kuzminova T. D., Khvatov V. M., Zheleznikov D. A. Formation of the reduced logical elements library for FPGA, Problems of Perspective Micro- and Nanoelectronic Systems Development, 2021, iss. 4, pp. 34—39 (in Russian).
   
   

To the contents