ABSTRACTS OF ARTICLES OF THE JOURNAL "INFORMATION TECHNOLOGIES".
No. 9. Vol. 29. 2023

DOI: 10.17587/it.29.447-456

V. S. Kalashnikov, Ph.D., Head of department, A. L. Kerre, Lead engineer, V. P. Rozenfeld, Team lead,
M. Y. Semenov, Ph.D., Director, Iu. G. Smirnov, Lead engineer, M. A. Sotnikov, Ph.D., Team lead, S. F. Tsarapkin, Executive Director,
LLC NM-Tech, Zelenograd, 124527, Russian Federation

Layout Quality Criteria for CMOS Standard Cells of Digital IC

The article is devoted to review and systematization of layout quality criteria for CMOS standard cells used as base core elements in EDA based digital IC design flows. Review of such criteria grouped by various quality aspects is given. It is shown with specific examples, that quality criteria of completed standard cell layouts can be used for a variety of purposes, including: analysis and quality control/assessment of standard cell libraries, identifying possibilities for layout improvements, and selecting the best variant of the layout among alternatives from different vendors (if available). Integral layout quality criterion, which enables flexible prioritization of different layout quality characteristics, is introduced. It is also proposed to use integral criterion for selecting between different layout versions of the same cell, obtained with different layout creation approaches. It is proposed to use branch-and-bound methodology based on quality criteria of partially completed (symbolic) layouts for selection from folded/placed/routed layout versions during the process of automated layout creation. Review of the criteria used for evaluating quality of the intermediate symbolic layouts during different stages of standard cell layout creation flow is also given in the article. Thus, with the thorough selection of intermediate layout versions the effectiveness of final layout is achieved. The results might be applied by standard cell libraries developers, but also by design engineers who should take a decision about different libraries usage based on comparative analysis.
Keywords: standard cell, layout, quality criterion, integral criterion, routability, routing, placement, compaction, synthesis

P. 447-456

References

1. Uehara T., vanCleemput W. M. Optimal Layout of CMOS Functional Arrays, IEEE Transactions on Computers, May 1981, vol. c-30, no. 5, pp. 305—312.
2. Zinchenko L. A., Maziasz R. L., Rozenfeld V. P., Smirnov I. G., Sotnikov M. A., Stoyanov S. V., Topuzov I. G., Falkowski C. D. CELLERITY: System of automatic synthesis of standard cell layouts, MES-2005, under supervision of A. L. Stempkovski, Nloscow, IPPM RAS, 2005, pp. 113—120 (in Russian).
3. Maziasz R. L., Kerre A. L., Rozenfeld V. P., Sotnikov M. A., Topouzov I. G. CELL ROUTABILITY PRIORITIZATION, US Patent No 8978004B2, Mar 10, 2015.
4. Wei Ye et al. Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line, Proceedings of the 25th edition on Great Lakes Symposium on VLSI (GLSVLSI '15), Association for Computing Machinery, New York, NY, USA, 2015, pp. 289—294.
5. Taghavi T. et al. New placement prediction and mitigation techniques for local routing congestion, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2010, pp. 621—624.
6. Rozenfeld V. P., Zinchenko L. A., Maziasz R. L., Smirnov I. G., Somov S. V., Topuzov I. G. Standard cell layout synthesis taking into consideration electromigration effect, MES-2008, under supervision of A. L. Stempkovski, Nloscow, IPPM RAS, 2008, pp. 120—125 (in Russian).
7. Van Cleeff P. et al. BonnCell: Automatic Cell Layout in the 7-nm Era, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Oct. 2020, vol. 39, no. 10, pp. 2872—2885.
8. Ziesemer A. et al. Automatic layout synthesis with AS-TRAN applied to asynchronous cells, 2014 IEEE 5th Latin American Symposium on Circuits and Systems, 2014, pp. 1—4.
9. Sorokin A. A., Ryzhenko N. V. Algorithm for transistor placement in standard cells, MES-2014, under supervision of A. L. Stempkovski, Nloscow, IPPM RAS, 2014, vol. 1. pp. 133—136 (in Russian).
10. Hong-Yan Su,Yih-Lang Li. Efficient Routability-Aware Transistor Placement Considering Various Folding Styles for Advanced Technology Nodes, International Journal of Electrical, Electronics and Data Communication (IJEEDC), 2018, vol. 6, iss. 3, pp. 23—29.
11. Lu A. et al. Simultaneous transistor pairing and placement for cmos standard cells, 2015 Design, Automation Test in Europe Conference Exhibition (DATE), 2015, pp. 1647—1652.
12. Duran C., Roa E. Routing-Aware Standard Cell Placement Algorithm Applying Boolean Satisfiability, 2021 IEEE International Symposium on Circuits and Systems (ISCAS), 2021, pp. 1—5.
13. Kalashnikov V. S., Sem ε nov M. Y. Complex Standard Cells Design Features in Advanced FinFET Technologies, MES-2022, iss. 1, pp. 35—42 (in Russian).
14. Ren H., Fojtik M. Invited- NVCell: Standard Cell Layout in Advanced Technology Nodes with Reinforcement Learning, 58th ACM/IEEE Design Automation Conference (DAC), 2021, pp. 1291—1294.

To the contents