The structure and the functionality of the software system for energy-saving logical synthesis (ELS) are described. The system is intended for cell library design automation of custom very large-scale integration CMOS circuits. The estimations of complexity and power consumption are accepted as optimality criteria when designing CMOS circuits.