Journal "Software Engineering"
a journal on theoretical and applied science and technology
ISSN 2220-3397

Issue N6 2026 year

DOI: 10.17587/prin.17.307-318
Design of Discrete Devices with Fault Detection Based on a Subset of Codewords of Weight-Based Sum Code
D. V. Efanov1, 2, 3, 4, D. Sc. (Eng.), Professor, TrES-4b@yandex.ru, Y. I. Yelina1, Postgraduate Student, eseniya-elina@mail.ru,
1 Peter the Great St. Petersburg Polytechnic University, St. Petersburg, 195251, Russian Federation,
2 Institute of Transport Problems named after N. S. Solomenko of the Russian Academy of Sciences, St. Petersburg, 199178, Russian Federation,
3 Russian University of Transport, Moscow, 127994, Russian Federation,
4 Tashkent State Transport University, Tashkent, 100167, Uzbekistan
Corresponding author: Dmitry V. Efanov, D. Sc. (Eng.), Professor, Peter the Great St. Petersburg Polytechnic University, St. Petersburg, 195251, Russian Federation E-mail: TrES-4b@yandex.ru
Received on November 10, 2025
Accepted on January 14, 2026

A new approach to the design of discrete devices with fault detection is described, based on the use of Boolean signal correction and a subset of the set of codewords of weight-based sum code during the design of concurrent error detection circuits. The difference between this approach and known approaches is the ability to select codewords in such a way that the characteristics of potential errors at the outputs of the object being diagnosed can be taken into account. This essentially requires modifying the code and constructing a built-in concurrent error detection circuit, taking into account its properties, and eliminating possible redundancy when using the standard approach. The paper proposes algorithms for designing built-in concurrent error detection circuits based on Boolean signal correction and a subset of the set of codewords of weight-based sum code. Experimental results are given, confirming the effectiveness of the designed discrete devices relative to the classical method of duplication, with a comparison of results. Some features of the method and prospects for its application in the designs of devices and systems with fault detection are discussed.

Keywords: discrete devices with fault detection; self-checking devices; error detection at the outputs of discrete devices; own subset of the set of codewords; design of the concurrent error detection circuit
pp. 307—318
For citation:
Efanov D. V., Yelina Y. I. Design of Discrete Devices with Fault Detection Based on a Subset of Codewords of Weight-Based Sum Code, Programmnaya Ingeneria, 2025, vol. 17, no. 6, pp. 307—318. DOI: 10.17587/prin.14.307-318. (in Russian).
References:
  1. Goessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New Methods of Concurrent Checking: Edition 1, Dordrecht, Springer Science + Business Media B. V., 2008, 184 p.
  2. Chioktour V., Kakarountas A. Adaptive BIST for Concurrent On-Line Testing on Combinational Circuits, Electronics, 2022, vol. 19, no. 11, article 3193, DOI: 10.3390/electronics11193193.
  3. Sahana A.R., Chiraag V., Suresh G. et al. Application of Error Detection and Correction Techniques to Self-Checking VLSI Systems: An Overview, Proc. of2023 IEEE Guwahati Subsection Conference (GCON), Guwahati, 2023, pp. 1—6. DOI: 10.1109/GCON58516.2023.10183449.
  4. Hahanov V., Gharibi W., Chumachenko S., Litvinova E. Vector Synthesis of Fault Testing Map for Logic, IAES International Journal of Robotics and Automation (IJRA), 2024, vol. 13, no. 3, pp. 293—306. DOI: 10.11591/ijra.v13i3.pp293-306.
  5. Mikoni S. V. General diagnostic knowledge base of computing systems, SPb, SPIIRAS, 1992, 234 p. (in Russian).
  6. Goessel M., Graf S. Error Detection Circuits, London, McGraw-Hill, 1994, 261 p.
  7. Gossel M., Morozov A. V., Sapozhnikov V. V., Sapozhnikov Vl. V. Checking Combinational Circuits by the Method of Logic Complement, Avtomatika i Telemehanika, 2005, no. 66, pp. 1336—1346, DOI: 10.1007/s10513-005-0174-2 (in Russian).
  8. Ghosh S., Basu S., Touba N. A. Synthesis of Low Power CED Circuits Based on Parity Codes, Proc. of 23rd IEEE VLSI Test Symposium (VTS'05), 2005, pp. 315—320.
  9. Sapozhnikov V., Sapozhnikov Vl., Efanov D. Modular Sum Code in Building Testable Discrete Systems, Proc. of 13th IEEE East-West Design & Test Symposium (EWDTS'2015), Batumi, Georgia, September 26—29, 2015, pp. 181—187. DOI: 10.1109/EWDTS.2015.7493133.
  10. Sogomonian Y. S. Construction of self-testing in-built monitoring circuits for combinational devices, Avtomatika i Telemehanika, 1974, vol. 35, no. 2, pp. 280—289 (in Russian).
  11. Aksenova G. P., Sogomonian Y. S. Design of self-checking circuits of in-built testing for automata with memory, Avtomatika i Telemehanika, 1975, vol. 36, no. 7, pp. 1169—1177 (in Russian).
  12. Gossel M., Morozov A. A., Sapozhnikov V. V., Sapozhnikov Vl. V. Construction of combinational self-checking devices with monotonically independent outputs, Avtomatika i Telemehanika, 1994, vol. 55, no. 7, pp. 1050—1059 (in Russian).
  13. Gossel M., Sogomonyan E. S. Construction of self-testing and self-checking combinational devices with weakly independent outputs, Avtomatika i Telemehanika, 1992, vol. 53, no. 8, pp. 1264— 1272 (in Russian).
  14. Sogomonyan E. S., Gossel M. Design of Self-Testing and On-Line Fault Detection Combinational Circuits with Weakly Independent Outputs, Journal of Electronic Testing: Theory and Applications, 1993, vol. 4, no. 4, pp. 267—281. DOI: 10.1007/BF00971975.
  15. Drozd A. V. An unconventional approach to the operational diagnostics of computing devices, Problemy Upravleniya, 2008, no. 2, pp. 48—56 (in Russian).
  16. Sogomonian Ye. S., Slabakov Ye. V. Self-checking devices and fault-tolerant systems, Moscow, Radio i Svyaz Publ., 1989, 208 p. (in Russian).
  17. Gossel M., Morozov A. V., Sapozhnikov V. V., Sapozh-nikov Vl. V. Logic complement: a new method of checking the combinational circuits, Avtomatika i Telemehanika, 2003, vol. 64, pp. 153—161, DOI: 10.1023/A:1021884727370 (in Russian).
  18. Efanov D. V. Methods for the design of self-checking discrete devices, Moscow, LENAND, 2025, 268 p. (in Russian).
  19. Sagalovich Yu.L., Solomennikov V. Yu. Fault detection in circuit implementations of systems of monotone Boolean functions, Problemy Peredachi Informatsii, 1997, vol. 33, no. 2, pp. 163—173 (in Russian).
  20. Morosow A., Saposhnikov V. V., Saposhnikov Vl. V., Goessel M. Self-Checking Combinational Circuits with Unidirectionally Independent Outputs, VLSI Design, 1998, vol. 5, no. 4, pp. 333—345. DOI: 10.1155/1998/20389.
  21. Dmitriev A., Saposhnikov V., Saposhnikov Vl. et al. New Self-Dual Circuits for Error Detection and Testing, VLSI Design, 2000, vol. 11, no. 1, pp. 1—21. DOI: 10.1155/2000/84720.
  22. Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Summation codes for technical diagnostics systems. Vol. 1: Classical Berger codes and their modifications, Moscow, Nauka, 2020, 383 p. (in Russian).
  23. Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Summation codes for technical diagnostics systems. Vol. 2: Weight-based sum codes, Moscow, Nauka, 2021, 455 p. (in Russian).
  24. Efanov D. V., Pivovarov D. V. Synthesis of self-checking discrete devices based on polynomial codes with computation control by multiple diagnostic features, Avtomatika i Telemehanika, 2025, vol. 86, no. 5, pp. 402—416. DOI: 10.7868/S2413977725050036 (in Russian).
  25. Efanov D. V. Compositions of two constant-weight codes with orthogonal combinations over all bits for self-checking discrete device design, Problemy Upravleniya, 2025, no. 3, pp. 41—51 (in Russian).
  26. Berger J. M. A Note on Error Detection Codes for Asymmetric Channels, Information and Control, 1961, vol. 4, no. 1, pp. 68—73. DOI: 10.1016/S0019-9958(61)80037-5.
  27. Das D., Touba N. A. Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits, Proc. of 17th IEEE Test Symposium, California, USA, 1999, pp. 370—376. DOI: 10.1109/VTEST.1999.766691.
  28. Das D., Touba N. A., Seuring M., Gossel M. Low Cost Concurrent Error Detection Based on Modulo Weight-Based Codes, Proc. of the IEEE 6th International On-Line Testing Workshop (IOLTW), Spain, Palma de Mallorca, July 3—5, 2000, pp. 171—176. DOI: 10.1109/OLT.2000.856633.
  29. Efanov D. V., Yelina Y. I. Design of self-checking digital devices with Boolean signals correction using weight-based Bose—Lin codes, Problemy Upravleniya, 2024, no. 4, pp. 22—36 (in Russian).
  30. Dmitriev V. V., Efanov D. V., Sapozhnikov V. V., Sapozh-nikov Vl. V. Summation codes with efficient double-error detection for organizing functional control systems of logic devices, Avtomatika i Telemehanika, 2018, vol. 79, no. 4, pp. 665—678 (in Russian).
  31. Aksyonova G. P. Necessary and sufficient conditions for design of completely checkable modulo 2 convolution circuits, Avtomatika i Telemehanika, 1980, vol. 40, no. 9, pp. 1362—1369 (in Russian).
  32. Efanov D. V. Self-checking combinational devices synthesis based on the Boolean signal correction method using Bose—Lin codes, Informatsionnye Tehnologii, 2023, vol. 29, no. 10, pp. 503—511. DOI: 10.17587/it.29.503-511 (in Russian).
  33. Bibilo P. N. Binary decision diagrams in logic design, Moscow, LENAND, 2024, 560 p. (in Russian).
  34. Sentovich E. M., Singh K. J., Moon C. et al. Sequential Circuit Design Using Synthesis and Optimization, Proc. IEEE International Conference on Computer Design: VLSI in Computers & Processors, 11—14 October 1992, Cambridge, MA, USA, pp. 328—333. DOI: 10.1109/ICCD.1992.276282.
  35. Sentovich E. M., Singh K. J., Lavagno L. et al. SIS: A System for Sequential Circuit Synthesis, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 4 May 1992, 45 p.
  36. Efanov D. V. Synthesis of self-checking computing devices based on a complete system of special groups of the diagnostic object outputs, Izvestiya Vuzov. Priborostroyeniye, 2023, vol. 66, no. 5, pp. 355—372. DOI: 10.17586/0021-3454-2023-66-5-355-372 (in Russian).