Journal "Software Engineering"
a journal on theoretical and applied science and technology
ISSN 2220-3397

Issue N7 2023 year

DOI: 10.17587/prin.14.339-349
Hsiao Codes Properties in Discrete Devices Technical Diagnostics Systems
D. V. Efanov1,2,3,4, D. Sc. (Engineering), Professor, TrES-4b@yandex.ru, M. V. Zueva4,5, Programmer-Analyst, marina-seo-media@yandex.ru
1 Peter the Great St. Petersburg Polytechnic University, St. Petersburg, 195251, Russian Federation,
2 Russian University of Transport, Moscow, 127994, Russian Federation,
3 Tashkent State Transport University, Tashkent, Uzbekistan,
4 LLC Research and Design Institute for Transport and Construction Safety, St. Petersburg, 192102, Russian Federation,
5 Bank "Saint-Petersburg" Public Joint-Stock Company, St. Petersburg, 195112, Russian Federation
Corresponding author: Dmitry V. Efanov, D. Sc. (Engineering), Professor, Peter the Great St. Petersburg Polytechnic University, St. Petersburg, 195251, Russian Federation, Russian University of Transport, Moscow, 127994, Russian Federation, LLC Research and Design Institute for Transport and Construction Safety, St. Petersburg, 192102, Russian Federation, Tashkent State Transport University, Tashkent, 100167, Uzbekistan, E-mail: TrES-4b@yandex.ru
Received on April 13, 2023
Accepted on May 04, 2023

The error detection features by modified Hamming codes — codes with odd column weights, or Hsiao codes — are analyzed. The error detection properties of Hsiao codes are considered separately for data symbols, as well as for all code word symbols. It is shown that Hsiao codes detect any errors with odd multiplicities and errors with multiplicities d < 4. The Hsiao codes error detection performance is compared with the error detection performance by classic Hamming codes. The experiments results showing the Hsiao codes high efficiency in organizing the calculation testing at the automation device outputs are given. Hsiao codes can be very effectively used in solving problems of automation devices synthesis with the malfunctions and errors detection in calculations, including the devices synthesis with controllable structures and with concurrent calculation testing circuits.

Keywords: self-checking digital devices; Hamming codes; Hsiao codes; error detection in digital devices; concurrent error detection circuit; calculation testing by two diagnostic signs
pp. 339–349
For citation:
Efanov D. V., Zueva M. V. Hsiao Codes Properties in Discrete Devices Technical Diagnostics Systems, Programmnaya Ingeneria, 2023, vol. 14, no. 7, pp. 339—349. DOI: 10.17587/prin.14.339-349 (in Russian)
References:
  1. Hamming R. W. Error Detecting and Correcting Codes, Bell System Technical Journal, 1950, 29 (2), pp. 147—160. DOI: 10.1002/J.1538-7305.1950.TB00463.X.
  2. Hsiao M. Y. A Class of Optimal Minimum Odd-Weight-Column SEC-DED Codes, IBM Journal of Research and Development, 1970, vol. 14, issue 4, pp. 395—401. DOI: 10.1147/rd.144.0395.
  3. Sagalovich Yu. L. Error-Correcting Codes for Computer Memories, Avtomatika i Telemehanika, 1991, no. 5, pp. 3—45 (in Russian).
  4. Sapozhnikov V., Sapozhnikov Vl., Efanov D., Dmitriev V. Weighted Sum Code Without Carries — is an Optimum Code with Detection of Any Double Errors in Data Vectors, Proceedings of 14th IEEE East-West Design & Test Symposium (EWDTS'2016), Ye­revan, Armenia, October 14—17, 2016, pp. 134—141. DOI: 10.1109/EWDTS.2016.7807686.
  5. Stempkovskii A. L., Tel'pukhov D. V., Zhukova T. D., Demeneva A. I., Nadolenko V. V., Gurov S. I. Synthesis of a Concurrent Error Detection Circuit Based on the Spectral R-Code with the Par­titioning of Outputs into Groups, Mikrojelektronika, 2019, vol. 48, no. 4, pp. 284—294. DOI: 10.1134/S0544126919040094 (in Russian).
  6. Sogomonyan E. S., Slabakov E. V. Self-Checking Devices and Fail-Safe Systems, Moscow: Radio and communication, 1989, 208 p. (in Russian).
  7. Tshagharyan G., Harutyunyan G., Shoukourian S., Zorian Y. Experimental Study on Hamming and Hsiao Codes in the Context of Embedded Applications, Proceedings of 15th IEEE East-West Design & Test Symposium (EWDTS'2017), Novi Sad, Ser­bia, September 29 — October 2, 2017, pp. 25—28. DOI: 10.1109/ EWDTS.2017.8110065.
  8. Stempkovsky A. L., Telpukhov D. V., Gurov S. I., Zhukova T. D., Shchelokov A. N., Novikov A. D. Synthesis Method of Fault-Tolerant Combination Circuits with CED Based on LDPC Code, Izvestiya YUFU. Tekhnicheskie nauki, 2019, no. 4 (206), pp. 195—206. DOI: 10.23683/2311-3103-2019-4-195-206 (in Rus­sian).
  9. Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Hamming Codes in Concurrent Error Detection Systems of Logic Devices, St. Petersburg: Nauka, 2018, 151 p. (in Russian).
  10. Stempkovsky A. L., Zhukova T. D., Telpukhov D. V., Gurov S. I. CICADA: A New Tool to Design Circuits with Correction and Detection Abilities, International Siberian Conference on Control and Communications (SIBCON), 13—15 May 2021, Kazan, Russia, 2021, pp. 1—5. DOI: 10.1109/SIBCON50419.2021.9438900.
  11. Telpukhov D. V., Zhukova T. D., Shchelokov A. N., Kretinina P. D. Application of the Hamming Code in the Problem of Increasing Fault Tolerance of Logic Circuits, Izvestiya YUFU. Tekhnicheskie nauki, 2021, no. 4 (221), pp. 220—231. DOI: 10.18522/2311­3103-2021-4-220-231 (in Russian).
  12. Sapozhnikov V. V., Sapozhnikov Vl. V., Efanov D. V. Theory of Synthesis of Self-Checking Digital Systems Based on Sum Codes, St. Petersburg, Lan, 2021, 580 p. (in Russian).
  13. Efanov D. Classification of Errors in Ternary Code Vectors from the Standpoint of Their Use in the Synthesis of Self-Checking Digital Systems, Proceedings of 18th IEEE East-West Design & Test Symposium (EWDTS'2020), Varna, Bulgaria, September 4—7, 2020, pp. 40—46. DOI: 10.1109/EWDTS50664.2020.9224826.
  14. Efanov D. V., Saposhnikov V. V., Saposhnikov Vl.V. On Summation Code Properties in Functional Control Circuits, Avtomatika i Telemehanika, 2010, no. 6, pp. 155—162 (in Russian).
  15. Goessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New Methods of Concurrent Checking: Edition 1, Dordrecht, Springer Science + Business Media B. V., 2008, 184 p.
  16. Nikitin D., Manakov A., Nikitin A., Popov P., Kotenko A. Automatic Locomotive Signalization System Modification with Weight-Based Sum Codes, Proceedings of 15th IEEE East-West Design & Test Symposium (EWDTS'2017), Novi Sad, Serbia, September 29 — October 2, 2017, pp. 332—336. DOI: 10.1109/ EWDTS.2017.8110099.
  17. Sentovich E. M., Singh K. J., Moon C., Savoj H., Brayton R. K., Sangiovanni-Vincentelli A. Sequential Circuit Design Using Synthesis and Optimization, Proceedings IEEE International Conference on Computer Design: VLSI in Computers & Processors, 11—14 October 1992, Cambridge, MA, USA, pp. 328—333. DOI: 10.1109/ICCD.1992.276282.
  18. Collection of Digital Design Benchmarks, available at: http:// ddd.fit.cvut.cz/www/prj/Benchmarks/
  19. Efanov D., Osadchy G., Zueva M. Special Aspects of Errors Definition via Sum Codes within Embedded Control Schemas Being Realized by Means of Boolean Complement Method, Proceedings of 11th IEEE International Conference on Intelligent Data Acquisi­tion and Advanced Computing Systems: Technology and Applications (IDAACS'2021), Vol. 1, Cracow, Poland, September 22—25, 2021, pp. 424—431. DOI: 10.1109/IDAACS53288.2021.9660837.
  20. Dmitriev V. V., Efanov D. V., Saposhnikov V. V., Saposhnikov Vl. V. Sum Codes with Efficient Detection of Twofold Errors tor Organization of Concurrent Error-Detection Systems of Logical Devices, Avtomatika i Telemehanika, 2018, no. 4, pp. 105—122. DOI: 10.1134/S0005117918040082 (in Russian).
  21. Efanov D. V., Saposhnikov V. V., Saposhnikov Vl. V. Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs, Avtomatika i Telemehanika, 2018, no. 9, pp. 79—94. DOI: 10.31857/S000523100001488-0 (in Russian).
  22. Efanov D. V., Pogodina T. S. Self-Dual Control of Combinational Circuits with Using Hamming Codes, Problemy razrabotki perspektivnyh mikro- i nanoelektronnyh sistem (MES), 2022, no. 3, pp. 113—122. DOI: 10.31114/2078-7707-2022-3-113-122 (in Russian).
  23. Saposhnikov Vl.V., Dmitriev A., Goessel M., Saposhnikov V. V. Self-Dual Parity Checking — a New Method for on Line Testing, Proceedings of 14th IEEE VLSI Test Symposium, USA, Princeton, 1996, pp. 162—168.
  24. Efanov D. V., Pogodina T. S. Properties Investigation of Self-Dual Combinational Devices with Calculation Control Based on Hamming Codes, Informatika i Avtomatizatsiya, 2023, Vol. 22, Issue 2, pp. 349—392. DOI: 10.15622/ia.22.2.5 (in Russian).
  25. Efanov D. V., Pogodina T. S. Check of combinational devices by belonging of calculated functions to self-dual class with using signal compression circuit based on linear codes, Programmnaya Ingeneria, 2023, vol. 14, no. 4, pp. 175—186. DOI: 10.17587/prin.14.4.175-186 (in Russian).
  26. Efanov D. V., Pogodina T. S. Self-Dual Digital Devices with Calculations Testing by Hsiao Codes. Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie vychislitelnaja tehnika i informatika — Tomsk State University Journal of Control and Computer Science, 2023, no. 63, рр. 118—136. DOI: 10.17223/19988605/63/14 (in Russian).